Please, help us to better know about our user community by answering the following short survey: https://forms.gle/wpyrxWi18ox9Z5ae9
scIGPfifo Class Reference

Detailed Description

This class is used to transfer messages from core to core

The input port of the FIFO is in the sender scIGPCB, the output port is in the receiver scIGPCB

Inherits sc_channel, scIGPwrite_if, and scIGPread_if.


The documentation for this class was generated from the following file: