This class is used to transfer messages from core to core
The input port of the FIFO is in the sender scIGPCB, the output port is in the receiver scIGPCB
Inherits sc_channel, scIGPwrite_if, and scIGPread_if.